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Abstract. In this study, a novel floating frequency depen-
dent negative resistor (FDNR), floating inductor, floating ca-
pacitor and floating resistor simulator circuit employing two
CBTAs and three passive components is proposed. The pre-
sented circuit can realize floating FDNR, inductor, capacitor
or resistor depending on the passive component selection.
Since the passive elements are all grounded, this circuit is
suitable for fully integrated circuit design. The circuit does
not require any component matching conditions, and it has
a good sensitivity performance with respect to tracking er-
rors. Moreover, the proposed FDNR, inductance, capacitor
and resistor simulator can be tuned electronically by chang-
ing the biasing current of the CBTA or can be controlled
through the grounded resistor or capacitor. The high-order
frequency dependent element simulator circuit is also pre-
sented. Depending on the passive component selection, it
realizes high-order floating circuit defining as V(s) = snAI(s)
or V(s) = s−nBI(s). The proposed floating FDNR simulator
circuit and floating high-order frequency dependent element
simulator circuit are demonstrated by using SPICE simula-
tion for 0.25 µm, level 7, TSMC CMOS technology parame-
ters.
Keywords
Frequency dependent negative resistor (FDNR), float-
ing inductor, capacitance multiplier, floating element
simulator circuit, current backward transconductance
amplifier (CBTA), active networks.
1. Introduction
Floating immittance function simulators such as fre-
quency dependent negative resistors (FDNRs), inductors,
or capacitance multipliers are useful active building blocks
(ABBs) for active filter and oscillator design, or cancellation
of parasitic elements. Therefore, during the last few years
they became a standard research topic. The first FDNR el-
ement was introduced by Bruton in 1969 [1] and it was de-
signed using operational amplifiers. However, due to smaller
dynamic range, narrow bandwidth, and higher power con-
sumption of operational amplifiers, the current-mode (CM)
active building block (ABB) design received considerable
attention [2], [3] during the last decade. Although large
number of ABBs listed in [3] emerged as an important
class of circuits with exclusive properties that enable them
to rival with their voltage-mode (VM) counterparts in wide
range of applications, the floating FDNR realizations using
these ABBs in [4]–[23] still suffer from the following weak-
nesses:
(i) they employ three or more ABBs, which enlarge the
chip area [5]–[7], [11], [12], [15], [19], [21],
(ii) floating capacitor is used, therefore, the circuit is not
suitable for fully integrated circuit design [6]–[13],
[15], [16], [18], [20], [22], [23], or
(iii) the circuit cannot be tuned electronically by changing
the biasing current [4], [5], [7], [8], [12], [14]–[18].
The most popular ABB in the above listed references
is the second-generation current conveyor (CCII). In [5], the
general floating impedance simulating circuit employs five
plus-type CCIIs and five passive elements from which two
are floating. In [6], [12], and [13], four CCII+s are used.
Considering current-controlled CCIIs, in [6] and [13] resis-
torless electronically tunable FDNRs can be obtained, how-
ever, in both circuits floating capacitors are used. In other
CCII-based versatile active circuits three [15] and two [16]
ABBs are used. Unfortunately, the floating capacitors and
non-tunable property of circuits are the drawbacks of these
works. Compensation advantage of the first-generation CC
over the CCII is shown in tunable circuits in [11]. Current
feedback operational amplifiers (CFOAs) are also popular
ABBs for floating FDNR design in [7] and [17]. In fact,
the CFOA is a CCII+ followed by voltage buffer, hence, it
does not offer internal tuning feature. Similarly, the dif-
ferential voltage CC (DVCC) used in [4] and [14] also fits
to the same group of ABBs. Although authors in [8] high-
light the simplicity of their FDNRs, the disadvantages of op-
erational amplifiers were already mentioned above. Com-
pact tunable FDNR realizations employing floating capaci-
tors and a single dual-X CCII (DXCCII) or low transistor
count MOS transcapacitive stages are presented in [9] and
[10], respectively. Similarly, a single active device called
modified CFOA (MCFOA) and a minimum number of pas-
sive elements-based FDNR is shown in [18]. It is worth men-
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tioning that in the literature some other versatile circuits ex-
ist that can realize a floating inductor, floating capacitor and
floating resistor [24]. However, they are not listed above,
since they do not allow floating FDNR design.
In recent publication [25], the concept and an imple-
mentation of circuit building block called current backward
transconductance amplifier (CBTA) is introduced. It has
proven to be a useful ABB in many VM and CM analog
signal processing applications [25]–[31]. Considering these
facts, in this study, a novel floating FDNR, inductor, capaci-
tor, and resistor simulator circuit employing two CBTAs and
three passive components is proposed, where all the pas-
sive elements are grounded. The circuit does not require
any component matching conditions, and it has a good sen-
sitivity performance with respect to tracking errors. More-
over, the proposed FDNR, inductance, capacitor, and resistor
simulator can be tuned electronically by changing the bias-
ing current of the CBTA. Furthermore, based on the passive
component selection, the proposed circuit can be modified
to high-order floating frequency dependent element.
2. Current Backward
Transconductance Amplifier
The circuit symbol of CBTA is shown in Fig. 1, where
p, n are input terminals, and w, z are the output terminals,
respectively. This active element is equivalent to the circuit
in Fig. 1(b), which involves dependent current source at p, n,
and z terminals and voltage source at w terminal. The input
impedances for the ideal CBTA are infinite at p, n, and z ter-
minals and zero at w terminal. The CBTA terminal equations
can be defined as follows [25]:
Iz = gm(s)(Vp−Vn), Vw = µw(s)Vz,
Ip = αp(s)Iw, In =−αn(s)Iw. (1)
In these equations αp(s), αn(s), and µ(s) are re-
spectively the current and voltage gains and they can be
expressed as αp(s) = ωαp(1 − εαp)/(s + ωαp), αn(s) =
ωαn(1−εαn)/(s+ωαn), gm(s) = goωgm(1−εgp)/(s+ωgm),
and µw(s) = ωw(1 − εw)/(s + ωw) whereas |εαp|  1,
|εαn|  1, |εgm|  1, and |εµ|  1. Here, go is the DC
transconductance gain. Also, εαp and εαn denote the cur-
rent tracking errors, εµ denotes the voltage tracking error,
εgm denotes transconductance error, and ωαp, ωαn, ωgm,
ωµ denote corner frequencies. Note that, in the ideal case,
the voltage and current gains are unity i.e. µw(s) = 1 and
αp(s) = αn(s) = 1 and frequency independent.
The CMOS implementation of the CBTA is given in
Fig. 2, which was designed by interconnection of CCII and
OTA shown in [32] and [33]. The dimensions of the MOS
transistors used in the CBTA implementation are given in
Tab. 1. In Fig. 2, the transconductance section is realized
by the transistors M21−M34, which is formed by MOS cou-
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$C_n $& 990 fF \\ 
$C_z $& 430 fF \\ 
  \hline 
\end{tabular} 
\tcaption{Parasitic impedances of the CBTA.} 
\label{tab02} 
\end{table} 
\end{center} 
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\fcaption{(a) Block diagram of CBTA, (b) equivalent circuit of the CBTA.} 
  \label{fig01}  
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Fig. 1. (a) Block diagram of CBTA, (b) equivalent circuit of the
CBTA.
PMOS Transistors W (µm)/L(µm)
M3−M9 20/1
M15 1/0.25
M16, M17, M23−M27, M29 2.5/0.25
M28, M30 10/0.25
NMOS Transistors W (µm)/L(µm)
M1, M2, M13, M14 10/1
M10−M12 2.5/1
M18, M19 0.5/0.25
M20 2.5/0.25
M21, M22 2/0.25
M31, M32 2.25/0.25
M33, M34 10/0.25
Tab. 1. Dimensions of the CMOS transistors.
pled pair and current mirrors. We will assume that all MOS
devices operate in the saturation region. Let us also assume
that M21 and M22 are perfectly matched and the current mir-
rors have unity current gain. Then the output current io can
be given by:
io = gmvin =
(√
2IBK
)
vin (2)
where vin is the differential input voltage (vin = vp−vn), IB is
the bias current, K = µCoxW/2L is the transconductance pa-
rameter, µ is carrier mobility, Cox is the gate-oxide capaci-
tance per unit area, W is the effective channel width, L is the
effective channel length of M21 and M22 transistors, respec-
tively.
3. Proposed Floating FDNR, Inductor,
Capacitor and Resistor Simulator
Circuit
Consider floating admittance in Fig. 3(a) and simulator
circuit in Fig. 3(b), the short circuit admittance matrices of
these circuits can be respectively written as:
[yi j] =
[
y11 y12
y21 y22
]
= Yf
[
+1 −1
−1 +1
]
, (3)
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(b)
Fig. 3. (a) Floating admittance and (b) floating admittance sim-
ulator circuit.
[yi j] =
[
y11 y12
y21 y22
]
=
α1µw1
α2µw2
gm1Y1Y3
gm2Y2
[
+1 −1
−1 +1
]
(4)
where αp ≈ αn = α and
[
I1
I2
]
=
[
yi j
][ V1
V2
]
.
From (3) and (4) it is seen that depending on the choice
of passive component a floating FDNR, inductor, capacitor
and resistor simulator can be realized as follows:
(i) If Y1 = sC1, Y2 =G2, and Y3 = sC3 are selected, a float-
ing FDNR is implemented as:
[YD] =
α1µw1
α2µw2
s2gm1C1C3
gm2G2
[
+1 −1
−1 +1
]
, (5)
which represents a floating FDNR whose parameter is given
by D f =
α1µw1
α2µw2
gm1C1C3
gm2G2
. In ideal conditions, D f =
gm1C1C3
gm2G2
.
Hence, the proposed circuit of Fig. 3(b) behaves as an ideal
floating FDNR. By setting either V2 = 0 or V1 = 0, the pro-
posed circuit can also be used as a grounded FDNR. Note
that D f can be tuned through gm1, gm2, G2, C1, or C3.
(ii) If the admittances are chosen as Y1 =G1, Y2 = sC2, and
Y3 = G3, the input admittance becomes:
[YL] =
α1µw1
α2µw2
gm1G1G3
sgm2C2
[
+1 −1
−1 +1
]
, (6)
which represents a floating inductor whose inductance
is given by L f =
α2µw2
α1µw1
gm2C2
gm1G1G3
. In ideal conditions
L f =
gm2C2
gm1G1G3
. By setting either V2 = 0 or V1 = 0, the pro-
posed circuit can also be used as a grounded inductor.
(iii) If Y1 = sC1, Y2 =G2, and Y3 =G3 are chosen for the cir-
cuit depicted in Fig. 3(b), the short circuit admittance
matrix of the floating capacitor is found to be:
[YC] =
α1µw1
α2µw2
sgm1C1G3
gm2G2
[
+1 −1
−1 +1
]
(7)
where C f =
α1µw1
α2µw2
gm1C1G3
gm2G2
. In ideal conditions,
C f =
gm1C1G3
gm2G2
. When the resistors and capacitor in Y1
and Y3 admittances are interchanged, we also obtain:
[YC] =
α1µw1
α2µw2
sgm1G1C3
gm2G2
[
+1 −1
−1 +1
]
, (8)
which represents a floating capacitor whose parameter
is given by C f =
α1µw1
α2µw2
gm1G1C3
gm2G2
. In ideal conditions,
C f =
gm1G1C3
gm2G2
. The value of grounded capacitor C3 can
be multiplied by a constant which can be tuned electroni-
cally by changing transconductance values of the CBTAs or
can be controlled through grounded resistors. Hence, the
proposed circuit can be used as a floating capacitance multi-
plier. Moreover, the proposed circuit can be used to convert
a grounded capacitor to floating one.
(iv) Finally, choosing Y1 = G1, Y2 = G2, and Y3 = G3 for
the circuit depicted in Fig. 3(b) is described by the fol-
lowing short circuit admittance matrix:
[YR] =
α1µw1
α2µw2
gm1G1G3
gm2G2
[
+1 −1
−1 +1
]
, (9)
which represents a floating resistor whose resistance is given
by R f =
α2µw2
α1µw1
gm2G2
gm1G1G3
. In ideal conditions, R f =
gm2G2
gm1G1G3
.
Normalized active and passive sensitivities of D f , L f ,
C f , and R f are given by:
S
yi j
Y1,Y3,α1,µw1,gm1 =−S
yi j
Y2,α2,µw2,gm2 = 1, (10)
which is not higher than unity in magnitude. Thus, the pro-
posed simulators offer low active and passive sensitivities.
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4. Proposed High-Order Floating
Frequency Dependent Element
Simulator Circuit
In order to realize high-order floating frequency depen-
dent element simulator circuit, the circuit given in Fig. 4,
which was presented in [27] is used. Its short circuit admit-
tance matrix can be written as:[
yi j
]
=
[
y11 y12
y11 y12
]
=α1µw1
gm1Y1
Y2
[
+1 −1
−1 +1
]
(11)
where αp ≈ αn = α and
[
I1
I2
]
=
[
yi j
][ V1
V2
]
.
The circuit in Fig. 3(a) can be used to replace Y2 in
Fig. 4, which will result in a cascade configuration given in
Fig. 5, leading to a third-stage frequency dependent element
simulator circuit described by the short circuit admittance
matrice: [
yi j
]
=
[
y11 y12
y11 y12
]
=
α1α3µw1µw3
α2µw2
gm1gm3Y1Y3
gm2Y2Y4
[
+1 −1
−1 +1
]
. (12)
The general high-order frequency dependent element
simulator circuit is given in Fig. 6 and its generalized non-
ideal short circuit admittance matrices can be written as fol-
lows:
(a) If n is even:
[
yi j
]
=
(α1α3 . . .αn+1)(µw1µw3 . . .µw(n+1))
(α2α4 . . .αn)(µw2 . . .µwn)
(gm1gm3 . . .gm(n+1))(Y1Y3 . . .Yn+1)
(gm2gm4 . . .gmn)(Y2Y4 . . .Yn)
[
+1 −1
−1 +1
]
, (13)
in ideal conditions:[
yi j
]
=
(gm1gm3 . . .gm(n+1))(Y1Y3 . . .Yn+1)
(gm2gm4 . . .gmn)(Y2Y4 . . .Yn)
[
+1 −1
−1 +1
]
.
(14)
(b) If n is odd:
[
yi j
]
=
(α1α3 . . .αn)(µw1µw3 . . .µwn)
(α2α4 . . .αn−1)(µw2 . . .µw(n−1))
(gm1gm3 . . .gmn)(Y1Y3 . . .Yn)
(gm2gm4 . . .gm(n−1))(Y2Y4 . . .Yn−1)
[
+1 −1
−1 +1
]
, (15)
in ideal conditions:[
yi j
]
=
(gm1gm3 . . .gmn)(Y1Y3 . . .Yn)
(gm2gm4 . . .gm(n−1))(Y2Y4 . . .Yn−1)
[
+1 −1
−1 +1
]
.
(16)
From (13)–(15), high-order frequency dependent ele-
ment can be obtained by choosing admittances Y . For ex-
ample; for n = 5, if the capacitors are chosen as Y1 = sC1,
Y3 = sC3, Y5 = sC5 and the resistors are chosen as Y2 = G2,
Y4 = G4, Y6 = G6, the short-circuit admittance matrices can
be found as follows:[
yi j
]
=
s3(gm1gm3gm5)(C1C3C5)
(gm2gm4)(G2G4G6)
[
+1 −1
−1 +1
]
, (17)
giving the third-order floating frequency dependent element
simulator circuit. If n is chosen as 6, the 4th-order float-
ing frequency dependent element simulator circuit will be
obtained. Hence, the circuit given in Fig. 6 realizes high-
order floating frequency dependent resistor simulator circuit
for n being even and high-order floating frequency depen-
dent capacitor circuit for n being odd defined as I = s3EV ,
I = s4FV , . . ., I = snKV .
If the resistors are chosen as Y1 =G1, Y3 =G3, Y5 =G5,
and the capacitors are chosen as Y2 = sC2, Y4 = sC4, Y6 = sC6
for previous example (n= 5) and the short circuit admittance
matrices can be found as follows:[
yi j
]
=
(gm1gm3gm5)(G1G3G5)
s3(gm2gm4)(C2C4C6)
[
+1 −1
−1 +1
]
. (18)
The high-order floating frequency dependent inductor
is obtained when n is odd. The high-order floating frequency
dependent resistor is obtained when n is even and it is de-
fined as V = s3MI, V = s4NI, . . ., V = snZI.
The proposed high-order frequency dependent element
can be used for active filter synthesis. According to the used
active filter synthesis method, proposed nth-order frequency
dependent element circuit can be important such as the use of
active and passive component count. It is the one of the most
important advantages of the proposed nth-order frequency
dependent element circuit. On the other hand, nth-order ac-
tive filter circuit can be realized using less active and passive
components with using proposed nth-order frequency depen-
dent element circuit.
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Fig. 4. The proposed circuit given in \cite{bib27}.  
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Fig. 5. Third-stage frequency dependent element. 
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Fig. 7. The effect of the parasitic impedance between $z$ and $p$ terminals for first-order frequency dependent element. 
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Fig. 7. The effect of the parasitic impedance between z and p ter-
minals for first-order frequency dependent element.
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minals for third-stage frequency dependent element.
5. Effects of Parasitic Impedances,
AC and DC Transfer
Characteristics of CBTA
One of the parasitic impedance effects of the proposed
circuit given in Fig. 3(b) is between the connection z termi-
nal of the first CBTA and p terminal of the second CBTA.
There has to be voltage in this connection and this voltage
value depends on the impedances of the z and p terminals.
In order to analyze the effect of this impedance, the circuit
shown in Fig. 3(b) is redrawn as in Fig. 7, where Yp1 shows
the common parasitic impedance between z and p terminals.
Routine analysis gives the following short circuit admittance
matrix:
[yi j] =
gm1Y1Y3
Yp1Y2+gm2Y2
[
+1 −1
−1 +1
]
. (19)
The simulation results, which are given in the next sec-
tion show that the value of the Yp1 is approximately equal to
zero. The general high-stage frequency dependent element
is also considered for the effect of the parasitic impedance
z and p terminals. For these reasons, the circuit shown in
Fig. 3 is redrawn as in Fig. 8. Here, Yp1 and Yp2 represent the
common impedances between z and p terminals. Routine
analysis gives the following short circuit admittance matrix
for the third-stage frequency dependent element:
[yi j] =
gm1Y1Yp2Y4+gm1gm3Y1Y3
Yp1Yp2Y4+gm3Yp1Y3+gm2Y2Y4
[
+1 −1
−1 +1
]
.
(20)
Since, Yp1 and Yp2 are approximately equal to zero,
which is demonstrated by using SPICE simulations, (20) is
almost identical to (12). These results are also valid for the
high-order frequency dependent element.
In order to analyze the parasitic resistances and capac-
itances of the CBTA, the non-ideal equivalent circuit shown
RADIOENGINEERING, VOL. …, NO. …, … 2012 15 
\end{figure} 
 
 
Fig. 8. The effect of the parasitic impedance between $z$ and $p$ terminals for third-stage frequency dependent element. 
 
\begin{figure} 
 \begin{center} 
 \includegraphics[scale=1]{figures/fig08.pdf} 
 \fcaption{The effect of the parasitic impedance between $z$ and $p$ terminals for third-stage frequency dependent element.} 
  \label{fig08}  
 \end{center} 
\end{figure} 
 
 
 
Fig. 9. Parasitic resistance and capacitance of the CBTA. 
 
 
\begin{figure} 
Fig. 9. Parasitic resistance and capacitance of the CBTA.
Parasitic Impedances Values
Rp 53 kΩ
Rn 67 kΩ
Rz 403 kΩ
Rw 19.6 Ω
Cp 75 fF
Cn 990 fF
Cz 430 fF
Tab. 2. Parasitic impedances of the CBTA.
in Fig. 9 can be used. The parasitic resistances and capaci-
tances of the CBTA are found using SPICE simulations and
listed in Tab. 2. The discrepancies between the theoretical
results and SPICE simulations are not originating from the
MOS transistor realization of CBTA, due to non-ideal char-
acteristics of CBTAs mentioned in Eq. (1). To give an idea
about the differences between the ideal and non-ideal cases,
these non-idealities are found by using the SPICE simula-
tions: corner frequencies are ωαp = 5300 Mrad/s, ωαn =
6000 Mrad/s, ωgm = 5000 Mrad/s, and ωµ = 3015 Mrad/s.
Errors of these gains are εαp =−0.014, εαn = 0.003, εgm =
0.002, and εµ =−0.0035. For low-frequency application αp,
αn, gm, and µw can be assumed to be the constants with val-
ues 1− εαp = 1.014, 1− εαn = 0.997, 1− εgm = 0.998, and
1− εµ = 1.0035, respectively. As a result, the maximum
operating frequency of the CBTA is fmax =min{ fαp, fαp,
fgm, fµ}≈ 480 MHz. The frequency responses of the current
gains |αp| = |Ip/Iw|, |αn| = |In/Iw|, the voltage gain |µw| =
|Vw/Vz|, and the transconductance gain |gm|= |Iz/(Vp−Vn)|
are given in Fig. 10(a)–(c), respectively.
The DC characteristics such as plots of ip against iw,
plots of vw against vz for the proposed CBTA are obtained.
The DC current transfer characteristics of ip and in against
iw, and DC transconductance transfer characteristic of iz
against vp− vn when gm = 0.5 mS, and DC voltage trans-
fer characteristic of vw against vz are shown in Fig. 11.
6. Examples and Simulation Results
The CBTA is simulated using the schematic implemen-
tation shown in Fig. 2 with DC power supply voltages equal
to VDD = VSS = 1.5 V, and bias current IB = 50 µA, which
according to (2) gives gm = 0.5 mS. The simulations are per-
formed using SPICE based on level 7 0.25 µm TSMC CMOS
technology parameters. Main technology parameters used in
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 \begin{center} 
 \includegraphics[scale=1]{figures/fig09.pdf} 
 \fcaption{Parasitic resistance and capacitance of the CBTA.} 
  \label{fig09}  
 \end{center} 
\end{figure} 
 
 
 
Figure 10. Variation of the current gains of the CBTA versus frequency. 
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 \includegraphics[width=84mm]{figures/fig10.pdf} 
 \fcaption{Variation of the current gains of the CBTA versus frequency.} 
  \label{fig10}  
 \end{center} 
\end{figure} 
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Figure 11. Variation of the voltage gain of the CBTA versus frequency. 
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 \includegraphics[width=84mm]{figures/fig11.pdf} 
 \fcaption{Variation of the voltage gain of the CBTA versus frequency.} 
  \label{fig11}  
 \end{center} 
\end{figure} 
 
 
Figure 12. Variation of the transconductance gain of the CBTA versus frequency. 
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Figure 11. Variation of the voltage gain of the CBTA versus frequency. 
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 \fcaption{Variation of the voltage gain of the CBTA versus frequency.} 
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 \end{center} 
\end{figure} 
 
 
Figure 12. Variation of the transconductance gain of the CBTA versus frequency. 
 
\begin{figure} 
(c)
Fig. 10. Variation of the (a) current gains, (b) voltage gain,
and (c) transconductance gain of the CBTA versus fre-
quency.
SPICE simulations are given as follows: threshold voltage
VT H0 = 0.3894 V, l w field mobility U0 = 302.356 cm2/Vs,
and gate oxide thickness Tox = 5.714 nm for the NMOS tran-
sistor in addition to VT H0 = 0.567 V, U0 = 107.1614 cm2/Vs,
and Tox = 5.714 nm for the PMOS transistor.
The RLC band-pass filter in Fig. 12(a) was designed
and simulated in order to verify the theory. The centre fre-
quency and quality factor of this filter are f0 = 159.15 kHz
and Q = 1, respectively. Using magnitude scaling constant
(a= 109) and variable impedance scaling method, i.e. divid-
ing the impedance of each element in the Fig. 12(a) by a, the
RLC filter is converted into CRD filter shown in Fig. 12(b).
Transformed band-pass filter parameters in Fig. 12(b) are
calculated using the formulas Ck = 1/(aRk), Rk = aLk, and
Dk = Ck/a. Realizing floating FDNR in Fig. 12(b) by the
proposed circuit of Fig. 3(b) is obtained by taking C11 = 1 nF,
R12 = 1 kΩ, C13 = 1 nF, and gm1 = gm2 = 0.5 mS. The mag-
nitude and the phase characteristics of the filter are shown
in Figs. 13(a) and 13(b), respectively. From Figs. 13(a) and
13(b) it appears that the theoretical and simulated results are
in good agreement.
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 \begin{center} 
 \includegraphics[width=84mm]{figures/fig12.pdf} 
 \fcaption{Variation of the transconductance gain of the CBTA versus frequency.} 
  \label{fig12}  
 \end{center} 
\end{figure} 
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Fig. 13. (a) The current transfer characteristic $i_p=i_w$, (b) the current transfer characteristic $i_n=-i_w$, (c) the transconductance transfer characteristic 
$i)z=g_m(v_p-v_n)$, (d) the voltage transfer characteristic $v_w=v_z$. 
 
 
\begin{figure*} 
 \begin{center} 
\subfigure[]{\includegraphics[width=84mm]{figures/fig13a.pdf}} 
 \subfigure[]{\includegraphics[width=84mm]{figures/fig13b.pdf}} 
\subfigure[]{\includegraphics[width=84mm]{figures/fig13c.pdf}} 
 \subfigure[]{\includegraphics[width=84mm]{figures/fig13d.pdf}} 
\fcaption{(a) The current transfer characteristic $i_p=i_w$, (b) the current transfer characteristic $i_n=-i_w$, (c) the transconductance 
transfer characteristic $i_z=g_m(v_p-v_n)$, (d) the voltage transfer characteristic $v_w=v_z$.} 
  \label{fig13}  
 \end{center} 
\end{figure*} 
 
 
(d)
Fig. 11. (a) The current transfer characteristic ip = iw, (b)
the current transfer characteristic in = −iw, (c) the
transconductance transfer characteristic iz = gm(vp −
vn), (d) the volta e transfer characteristic vw = vz.
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Fig. 14. (a) Band-pass filter with inductor, (b) transformed band-pass filter with FDNR. 
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 \subfigure[]{\includegraphics[scale=1]{figures/fig14a.pdf}} 
 \subfigure[]{\includegraphics[scale=1]{figures/fig14b.pdf}} 
\fcaption{(a) Band-pass filter with inductor, (b) transformed band-pass filter with FDNR.} 
  \label{fig14}  
 \end{center} 
\end{figure} 
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Fig. 14. (a) Band-pass filter with inductor, (b) transformed band-pass filter with FDNR. 
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 \subfigure[]{\includegraphics[scale=1]{figures/fig14a.pdf}} 
 \subfigure[]{\includegraphics[scale=1]{figures/fig14b.pdf}} 
\fcaption{(a) Band-pass filter with inductor, (b) transformed band-pass filter with FDNR.} 
  \label{fig14}  
 \end{center} 
\end{figure} 
(b)
Fig. 12. (a) Band-pass filter with inductor, (b) transformed band-
pass filter with FDNR.
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Fig. 15. (a) Gain characteristics, (b) phase characteristics of the theoretical and simulated band-pass filter in Fig.~\ref{fig14}. 
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Fig. 15. (a) Gain characteristics, (b) phase characteristics of the theoretical and simulated band-pass filter in Fig.~\ref{fig14}. 
 
\begin{figure} 
 \begin{center} 
(b)
Fig. 13. (a) Gain characteristics, (b) phase characteristics of the
theoretical and simulated band-pass filter in Fig. 12.
Fig. 14 shows that the magnitudes of the impedances of
the theoretical FDNR and its simulator circuit can be made
very close for a set of selected values over many decades;
the difference between 40 kHz and 4 MHz is approximately
equal to the theoretical data.
As another example a 5th-order low-pass Butterworth
filter in Fig. 15 has been designed at cut-off frequency
fc = 1 MHz. The passive component values are given on
the circuit in Fig. 15. Realizing grounded FDNRs D2 and D5
 
Fig. 14. The impedance values relative to frequency of the theo-
retical and simulated FDNR.
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Fig. 17. Fifth-order low-pass filter with FDNR. 
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 \begin{center} 
 \includegraphics[scale=1]{figures/fig17.pdf} 
 \fcaption{Fifth-order low-pass filter with FDNR.} 
  \label{fig17}  
 \end{center} 
\end{figure} 
 
Fig. 15. Fifth-order low-pass filter with FDNR.
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Fig. 18. (a) Gain characteristics, (b) phase characteristics of the theoretical and simulated low-pass filter in Fig.~\ref{fig17}. 
 
(a)
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Fig. 18. (a) Gain characteristics, (b) phase characteristics of the theoretical and simulated low-pass filter in Fig.~\ref{fig17}. 
(b)
Fig. 16. (a) Gain characteristics, (b) phase characteristics of the
theoretical and simulated low-pass filter in Fig. 15.
by the proposed circuit of Fig. 3(b) are obtained by taking
C21 = 377 pF, C23 = 100 pF, R22 = 1 kΩ, gm1 = gm2 =
0.5 mS for D2, C51 = 175 pF, C53 = 100 pF, R52 = 1 kΩ
for D5. The magnitude and the phase characteristics of the
filter are shown in Figs. 16(a) and 16(b), respectively.
Finally, to further confirm the behavior of the floating
high-order element, a third-order high-pass filter shown in
Fig. 17 was analyzed. In this circuit, the third-order floating
element, defined as V (s) = s−3E1I(s), was used based on the
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\begin{figure} 
 \begin{center} 
 \subfigure[]{\includegraphics[width=84mm]{figures/fig18a.pdf}} 
 \subfigure[]{\includegraphics[width=84mm]{figures/fig18b.pdf}} 
\fcaption{(a) Gain characteristics, (b) phase characteristics of the theoretical and simulated low-pass filter in Fig.~\ref{fig17}.} 
  \label{fig18}  
 \end{center} 
\end{figure} 
 
 
 
 
Fig. 19. Design example for high-order floating element. 
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 \begin{center} 
 \includegraphics[scale=1]{figures/fig19.pdf} 
 \fcaption{Design example for high-order floating element.} 
  \label{fig19}  
 \end{center} 
\end{figure} 
 
Fig. 17. Design example for high-order floating element.
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Fig. 20. Gain-frequency characteristics of the theoretical and simulated filter in Fig.~\ref{fig19}. 
 
 
\begin{figure} 
 \begin{center} 
 \includegraphics[width=84mm]{figures/fig20.pdf} 
 \fcaption{Gain-frequency characteristics of the theoretical and simulated filter in Fig.~\ref{fig19}.} 
  \label{fig20}  
 \end{center} 
\end{figure} 
 
Fig. 18. Gain-frequency characteristics of the theoretical and
simulated filter in Fig. 17.
high-order simulator circuit shown in Fig. 6. D2 was ob-
tained using the FDNR circuit shown in Fig. 3(b). In Fig. 17,
E1 was taken as 10−21 Fs2. Therefore, the transfer function
of the design example can be found as follows:
Vo(s)
Vs(s)
=
s3
s3+2 ·106s2+2 ·1012s+1018 , (21)
and the gain characteristic of the design example shown in
Fig. 17 is given in Fig. 18, respectively.
To conclude, total power dissipation of the band-pass
filter with presented FDNR simulator circuit in Fig. 12(b),
the low-pass filter in Fig. 15 and the high-pass filter in Fig. 17
is approximately 13.7 mW, 27.3 mW, and 41.3 mW, respec-
tively.
7. Conclusion
The design of floating FDNR, inductor, capacitor, and
resistor simulators using two CBTAs is proposed in this pa-
per. The presented floating component simulator does not
require any component matching conditions and has low ac-
tive and passive sensitivities. It uses grounded capacitors and
resistors, which is more suitable for IC implementation. The
values of FDNR, inductances, capacitances and resistances
can be adjusted electronically using transconductance value
of the CBTA without changing the values of the passive com-
ponents. Furthermore, the proposed circuit can be modified
to high-order floating frequency dependent element such as
floating frequency dependent positive and negative capaci-
tor, inductor and resistor. SPICE simulations prove the va-
lidity of the results obtained for the operation of the proposed
circuit.
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